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DISSERTATION DRAFT FOR THE MASTER’S DEGREE
WCET (Worst Case Execution Time) Analysis for Concurrent
Execution of Multiple Applications on Safety Critical Embedded
Multicores
Kartik Lakshminarasimhan
Abstract: The computing hardware layer for modern embedded systems (such as internet-
of-things) must be able to execute many concurrent applications under tight deterministic
execution guarantees to meet the real-time requirements. Those time-critical cyber-physical
systems are designed with respect to their Worst Case Execution Time (WCET). Single-chip
multicores are attractive for such embedded systems due to their lightweight form factor.
However, multicores aggressively share hardware resources, leading to interference that in
turn makes hard to determine the WCET for multiple concurrent applications.We propose an
approach to use a set of methods to spatio-temporally partition shared multicore resources,
analyse the WCET and quantify its overheads.
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1 Introduction
The distributed and embedded software in modern cyber-physical systems (such as the
internet-of-things and automobiles) is increasingly becoming a first order design constraint.
For example, the internet-of-things (IoT) paradigm integrates many smart devices/objects
that are managed using a diverse set of software applications. Due to the interlinking of
the physical and the cyber worlds, the IoT environment poses tight and continuous exe-
cution constraints. This envisioned paradigm must integrate several unrelated or loosely
related software applications formerly distributed across multiple systems, and lessen the
system weight and energy consumption. Traditionally, such applications are executed on
discrete processors. The key question we seek to answer in this research is whether multicore
technology can be deployed in such time-critical cyber-physical systems.
In case of a multicore processor this implies a single application may not fully utilize the
hardware capabilities, such as the additional processing cores for computations or the avail-
able memory bandwidth to access data. Therefore, it is beneficial to concurrently execute
multiple applications and fully utilize the available hardware capacity. The challenge is that
the aggressive integration leads to space-time sharing of hardware resources. This sharing ex-
ists even though the concurrently executed applications do not explicitly communicate across
their control and dataflow. Sharing causes interference among the hardware resources, such
as the on-chip last level cache (LLC), memory controller, and the network-on-chip (NoC).
These interference channels lead to nondeterministic timing and power behaviors across ap-
plications, leading to loss of performance guarantees. On the other hand, multicore’s efficient
form factor offers desirable capabilities for such embedded systems.
Traditionally, worst case execution time (WCET) [8] analysis is used to ensure deter-
minism by not violating it during the application scheduling process. WCET is defined as
the execution time when minimum shared resources are deployed. For example, in a mul-
ticore the shared LLC causes interference that leads to unpredictable application behavior.
Thus, it becomes difficult to measure WCET for a multicore setup. As a consequence, the
lack of on-chip data locality leads to undesirable performance penalty. This can potentially
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Figure 1: Baseline system with Shared LLC and Memory Controller
limit the utility of deploying multicore technology in time-critical cyber-physical systems.
This thesis report eschews the use of traditional course grain WCET schemes and pro-
poses a holistic approach to remove all on-chip interference channels via a set of lightweight
methods that spatio-temporally partition shared multicore resources. The objective is to
quantify the WCET bounds and enable the deployment of concurrent applications. Our
approach is a step towards satisfying deterministic performance guarantees for an embedded
system that deploys multicore processor technology.
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2 Partitioning of Shared Resources
2.1 Overview
Figure 1 shows the baseline multicore system that we consider. The system has four cores,
where the compute pipeline and the level-1 (L1) caches are private for each core. Hence,
an application mapped to a core has private access to these resources without any interfer-
ence. The Network-on-Chip (NoC) is a 2D Mesh network where the data packets sent by
each core have shared routers between the source and destination. The Last Level Cache
(L2$) and Memory Controller (MC) are logically shared across applications as well. These
interference channels are accessible by each core in the system and traditionally fine-grain
hardware schemes, such as cache insertion/replacement policies, dictate how they are ac-
cessed. Although such schemes work well in practice, they are highly unpredictable and do
not guarantee bounded performance for safety-critical systems.
2.2 Spatial Partitioning of Last Level Cache
There is no state-of-the-art partitioning scheme that performs temporal partitioning of the
LLC and guarantee zero interference. It is because of the latency overhead in flushing the
LLC data to off-chip memory and bringing it back during each partition’s execution is pro-
hibitive. It makes spatial partitioning the only viable way to guarantee deterministic resource
sharing in LLC, which in turn potentially improves performance. Our baseline multicore has
physically distributed and logically shared last level cache (LLC). Each core gets a slice
of the LLC [14]. This distributed nature of the LLC places the onus on partitioning and
placement of the data in the LLC, also know as the non-uniform cache access (NUCA) [16].
We exploit this NUCA capability to spatially partition the LLC slices across the concurrent
applications. Although further fine-grain partitioning can be done at the cache way and/or
set granularities, we leave such exploration for future work.
Each LLC slice consists of multiple physical cache banks. Before the start of execution,
the number of LLC slices for allocation to each application are determined based on the
expected behavior of that application. For example, a memory bound application is expected
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to work well with smaller number of LLC slices as compared to a compute bound application.
Once the number of LLC slices is determined for an application, its address space is statically
mapped to those LLC slices (through some architecture register setting). A static address
interleaving scheme at the cache line granularity is utilized to achieve optimal use of the
available LLC capacity allocated for that application [2]. At runtime, when an application
accesses a data word from its address space, the static mapping determines the LLC slice
for allocating the corresponding cache line from off-chip memory. In this way the LLC
interference channel is managed by isolating the application data to be mapped in unique
LLC slices.
2.3 Temporal Partitioning of Memory Controllers and Network on Chip (NoC)
The memory controller and NoC are temporally partitioned among the applications as tem-
poral time slots. A slot is defined as the certain number of time cycles during which a specific
application can only occupy the shared resource. A round robin temporal scheduler queue is
shown in the Figure 2 where the different application slots haven taken and available slots.
The QDelay is the amount of time spent by the respective application’s data in the queue.
Queued = Tsch − Tarr (1)
where,
Queued = Queue Delay, the time spent by the applications’ request in the queue
Tarr = Arrival time, the timestamp that request from an application arrives and enters the
queue
Tsch = Request Schedule time, the timestamp that request from an application is scheduled
from the queue.
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Figure 2: Memory Controller accessing the DRAM with Temporally partitioned input queue
2.3.1 Temporal Partitioning of Memory Controller
An on-chip memory controller consists of multiple FIFO queues for read/write requests to
the off-chip memory. Each memory controller queue is associated with the available memory
controller bandwidth. Memory bandwidth decides the rate at which off-chip data packets
are accessed, and is related to the number of pins that connect the multicore processor to
the off-chip memory. Before the start of execution, memory controller bandwidth is divided
among the concurrent applications. Each core then gets its allocated memory bandwidth,
temporally partitioning the memory controllers among the applications. The shared memory
controller is temporally partitioned such that each application gets its time slot similar to
the scheme by Wang et al. [17]. Figure 2 shows a memory controller accessing the DRAM
with temporally partitioned input queue. The following equations 2 3 4 explain the delay
incurred by the memory controller performance models.
Timeproc = Sizep/Mbw (2)
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Slotd = Timepro + Timeacc (3)
Totald = Queued + Slotd (4)
where,
Timeproc = Process Time, the ratio of Sizep packet size and Mbw Memory Bandwidth
Slotd = Slot delay, the sum of Timepro Process Time and Timeacc DRAM Access Time(constant)
Totald = Total delay, sum of Queue Delay and Slot Delay
2.3.2 Network on Chip(NoC) Temporal Partitioning
The routers in the NoC are temporally partitioned for a certain interval which allows certain
application to pass through the router in a certain time-slot. The router delay depends the
queue delay, constant delay and link delay. Figure 3 shows the detailed architecture a router
that can send/receive in all four directions (North,South,East and West) and from the tile
as well. The router receives input from the core/L1, shared last level cache and memory
controller through the injection queue. The router injection queue is temporally partitioned
with time slots assigned for each application. Its helps to regulate the multi-application
traffic across all 4 directions. The equation below gives the delay depending upon which the
temporal slot is allocated.
Totald = Routerd + Queued + Serializationd + Linkd (5)
where, Totald = Total Delay ,the delay from the NoC temporal Partitioning
Routerd = Router Delay, the delay of the router(constant)
Queued = Queue Delay is the delay from Equation 1
Serializationd = Serialization Delay is the processing delay similar to Equation 2
Linkd = Link delay is the delay of the link(constant)
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Figure 3: Baseline system with Shared LLC, Network on Chip and Memory Controller
Figure 4: An Example of partitioning schemes: Spatial partitioning of LLC , temporal
partitioning of NoC and memory Controller
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Figure 4 shows an example of spatial partitioning for the baseline system shown in
figure 1. LLC(3, 1) implies application 1 is allocated three LLC slices, whereas application
2 is allocated one LLC slice. The system has a single memory controller, it is temporally
partitioned (MC TP ) for deterministic time intervals.
2.4 Realistic Worst Case Execution Time(WCET) model
There has been a lot of literature about WCET model for single core systems but not for
multicore systems. Its hard to find the WCET in a multicore scenario because of the shared
interference channel in a multicore. A realistic WCET model is configured such that all
the LLC slices are spatially partitioned with application getting equa number of slices, the
Network on Chip and the shared Memory Controller is temporally partitioned. This gives
a realistic WCET model because all the interference channels are partitioned such that
minimizing the role of interference in the WCET analysis.
Page 9
3 Experimental Methology
3.1 Performance Modeling
All experiments are performed using our modified version of the Graphite multicore simu-
lator [3]. We modified Graphite to support multiple multi-threaded applications to execute
concurrently. The simulator is configured as a four-core shared memory multicore, as shown
in Table 1. Each core consists of a compute pipeline, private L1 instruction and data caches,
a physically distributed shared LLC with integrated directory, and a network router. A
memory controller can also be placed on any of the tiles. Cache coherence is implemented
using the directory based MSI protocol. The on-chip NoC is a point-to-point network with a
2-cycle per hop (router + link) delay. We also account for the contention delays and appro-
priate pipeline latencies associated with loading and unloading a packet onto the network.
3.1.1 Baseline
The baseline executes a single two-threaded application on the 4-core system, with access
allowed to all shared resources. Thus 2 compute pipelines, 2 L1 instruction and 2 L1 data
caches, 4 LLC slices, and full memory bandwidth is available to the application. Each
multithreaded application is run to completion, and we measure the parallel completion
time, i.e., the number of cycles to execute the application. The baseline performance is the
maximum completion time of the two applications when executed on two physically separate
multicores. All results of concurrent application executions are normalized to this baseline.
3.1.2 Uncontrolled Sharing (U Sharing)
The uncontrolled sharing (U Share) configuration executes two applications concurrently
without any partitioning scheme. Both two-threaded applications access the 4 LLC slices
and full memory bandwidth without any restrictions. Its interesting when a critical and a
non-critical application are mixed together . There is no guarantee in this setup that the
critical application would finish within the specific deadline.
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3.1.3 Worst Case Execution Time (WCET)
The notion of WCET is that in order to eliminate interference, no shared on-chip channels
can be used. Two applications are isolated on-chip by only allowing accesses to the private
components. Thus it is configured in a way that all applications receive equal L2 slices, the
shared NoC and memory controller being temporally partitioned.
3.1.4 LLC and Memory Controller Partitioning Schemes
Our proposed spatio-temporal partitioning scheme is implemented for the LLC and memory
controller interference channels and NoC routers. For each application combination, there are
3 ways to partition LLC slices ((LLC(1,3), LLC(2,2), LLC(3,1)). Because of 1 memory
controller, the only way to partition it is temporal partitioning. The NoC is also temporally
partitioned. In MC 100, the memory controller is temporally partitioned such that each
application gets a slot of 100 cycles. In NoC 10 each the router ports are partitioned
temporally with each application getting an interval of 10 clock cycles. In MC none and
NoC none configurations, the memory controller and NoC are not partitioned.
3.2 Benchmarks
The benchmarks and their input sizes are shown in Table 2. We use three SPLASH-2
benchmarks (FFT, RADIX, and CHOLESKY) [23], matrix multiplication (MM), MultiLayer
Perceptron(MLP), SSSP(Single Source Shortest Path), Pagerank benchmarks to represent
applications for safety-critical systems. We use multi-threaded benchmarks because they are
scalable and effectively utilize multicore resources at two threads.
FFT is matrix based, and an important kernel in several signal processing applications.
Real-time time applications, such as audio/video/sensor processing use FFT as the basic
transform for frequency domain analysis. The inner-product in all matrix computations
is used widely in vector based computations, which is an important component for many
safety-critical systems. The matrix multiplication (MM) is loop-tiled, and thus optimized for
cache accesses. CHOLESKY is also a matrix decomposition algorithm. It is used in systems
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Architectural Parameter Value
Number of Cores 4 @ 1 GHz
Compute Pipeline per Core In-Order, Single-Issue
Physical Address Length 48 bits
Memory Subsystem
L1-I Cache per core 8 KB, 4-way Assoc., 1 cycle
L1-D Cache per core 8 KB, 4-way Assoc., 1 cycle
L2 Cache per core 32 KB, 8-way Assoc., 8 cycle
Inclusive, NUCA
Cache Line Size 64 bytes
Num. of Memory Controllers 1
DRAM Bandwidth 10 GB
DRAM Latency 75 ns
point-to-point Network
Hop Latency 2 cycles (1-router, 1-link)
Flit Width 64 bits
Header 1 flit
(Src, Dest, Addr, MsgType)
Cache Line Length 8 flits (512 bits)
Table 1: Architectural parameters for evaluation.
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Application Problem Size
RADIX 524288 integers
FFT 218 complex doubles
MM 256×256 matrix, 16×16 blocks
CHOLESKY tk23.0
SSSP 512 node graph with 16 neighbours for each node
MLP 784 inputs, 256 hidden layers, 10 output layers
PAGERANK 131072 node graph with 16 neighbours for each node
Table 2: Benchmarks and their input sizes.
where model reduction is done during the state-space analysis. Consider a helicopter scenario
where it needs to optimize its rotor speed according to the environmental conditions. The
environment data needs to be reduced for comprehension. RADIX employs a divide-and-
conquer methodology for sorting such data according to some threshold, such as magnitude.
MultiLayer Perceptron is a neural network Machine Learning algorithm which is to used in
modern day Advanced Driver Assistance System(ADAS). The MLP algorithm used in this
thesis predictions the handwritten digits with an accuracy of 99 percent. SSSP(Single Source
Shortest Path algorithm) is an implementation of Dijkstra’s algorithm pathfinding algorithm
which is used in aircrafts,ships and future autonomous vehicles. Pagerank is a Graph-based
prediction algorithm used in recommendor systems in various platforms.
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Figure 5: Completion time of uncontrolled sharing and WCET of benchmark combinations.
4 Results
Figure 5 shows the completion time of uncontrolled sharing and WCET for different bench-
marks combinations. The results are normalized to the stand alone. In most of the cases,
the uncontroller sharing is worse than stand along. This is due to on-chip interference. Be-
cause of benchmarks’ inherent characteristics, WCET slow downs very from ∼3X to ∼28X.
The main reason of this is because benchmarks have diverse demands of on-chip resources.
WCET spatial-temporal partitions the interference channels, the resources allocated to a
benchmark may not fullfill its demand. Furthermore the temporal parition schemes have
significant performance overheads, due to reduced NoC and memory controller bandwidth.
Benchmarks with heavy no-chip traffic and more off-chip accesses would be affect signifi-
cantly. PAGERANK performs much worse for WCET, because it has large amount of cache
misses in current system setup, which generates requestes in NoC and can result in accessing
the DRAM through memory controller.
Figure 6 shows the results for the MM-FFT combination with different partition
schemes. When only LLC is spatial, shown as L2 XX MC none NoC none, the results of
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Figure 6: Partitioning combinations for MM-FFT
different number LLC slices for each benchmark do not vary much. This is due to the rel-
atively high memory controller bandwidth. LLC misses caused by limited LLC space can
access the DRAM without substantial overhead. When memory controller is also partitioned
(temporally), shown as L2 XX MC 100 NoC none. The performance overhead is more ev-
ident due to limited memory controller bandwidth. This also makes different LLC spatial
partitions distinct, because contentions at memory controller makes the LLC misses much
more costly. Similar trend is followed when NoC is also temporally partitioned, shown as
L2 XX MC 100 NoC 10.
Figure 7 shows the results for the MLP-PAGERANK and MLP-SSSP combinations.
For the same MLP benchmark, when it is running with different benchmarks (PAGERANK
and SSSP) without any partitioning schemes, shown as Un Controlled, its completion time is
inconsistent. This justifies the nondeterministic due to interference. It also shows that when
only LLC is spatially partitioned, shown as L2 XX MC none NoC none, interference still
exist. When all the interference channels are parttioned, shown as L2 XX MC 100 NoC 10,
MLP completion time becomes stable without affected by the other application. This justifies
that spatio-temporally partition all shared resources is the practical scheme to eliminate on-
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Figure 7: Application isolation through partition schemes example: MLP
chip interference.
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5 Conclusion
Thus, this thesis proposes an approach to use a set of methods to spatio-temporally partition
shared multicore resources, analyse the WCET and quantify its overheads. This thesis
is a step towards deployment of multicores in safety-critical system, such as avionics and
automobiles.
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